Designed a Multicycle RISC-V Processor

Duration: November 2024 (2 weeks)

Designed and implemented a multicycle RISC-V processor in SystemVerilog with unified memory and modified control signals.

Simulated and verified functionality on Intel Quartus, achieving full test coverage and adapting single-cycle components.

← Back to Projects